## Comp3402 The Full Adder

## C.B.Price January 2024

## Purpose Files Required ILO Contribution Send to Me Homework

(i) To learn how to use the Structural Architecture, (ii) To apply this to construct a full adder Vivado software (on machines, free download) and zipped projects
LO 5
nix
Read chapter 13

## 1. Prep for coding the Adder Bit-Slice

(a) Here's a single bit slice which has three inputs, Cin, AO and BO and two outputs, the sum SO and carry out Cout. Create the truth table for all 8 possible input values.

(b) Look at the rows where $S 0=1$. Create a logical mini-term for each row. E.g., if you have a row with Cin=0, $A 0=1, B O=0$, then the mini-term will be $\mathbf{A} .{ }^{\sim} \mathbf{B} .{ }^{\sim} \mathbf{C}$.
(c) Combine the 4 mini-terms to create a logical expression for $\mathbf{S O}=$
(d) Repeat (b) and (c) to get an expression for Cout.
2. Coding the Adder Bit-Slice
(a) Fire up Vivado and open the source file fullAdderSlice.vhd. You will see that 8 mini-terms have been declared for you, the first 4 are for the sum and terms 5-8 are for the carry.
(b) Code your expressions for the 8 mini-terms you have found above. Here's an example how to code the mini-term A. $\sim_{B} \mathcal{D}^{\sim} \mathbf{C}: A$ and $\operatorname{not}(b)$ and $\operatorname{not}(\mathrm{C})$.
(c) Now code the expressions for sum $\mathbf{S}$ and for Cout. Do not attempt to synthesise, we must complete the second source file.
3. Assembling the complete 4-bit Adder.

Here's the structure of our 4-bit added made from 4 of the Adder Bit-Slices you have just coded.

(a) Open up the source file FourBit_Full_Adder.vhd where the Structural Architecture is used. You will see the following code which defines the Component fullAdderSlice.
]COMPONENT fullAdderSlice
] Port (A : in std_logic;
B : in std_logic; Cin : in std logic; S : out std_logic; Cout : out std_logic);
END COMPONENT;

The code which defines how the bit-slice components are connected is shown in the following begin-end block, though this is incompelete

## BEGIN

stage0: fullAdderSlice PORT MAP ( X (0), Y(0), Cin, S(0), C(1) ) ;
stage1: fullAdderSlice PORT MAP ( , , , ,
stage2: fullAdderSlice PORT MAP ( , , , , ,
stage3: fullAdderSlice PORT MAP ( , , Cout ) ;
END Structural ;

Fill in the missing signals. You need to use signals from the Entity FourBit_Full_Adder declared up top, specifically in the Port.
(b) Now it's time to synthesise the whole circuit.
4. Running the TestBench

Run the associated test-bench to check the synthesis. You might like to change the radix of the display so it shows unsigned decimals. You can do this by right-clicking on the value fields:


